: The ATLAS experiment at the LHC will replace its current inner tracker system for the HL-LHC era. 3D silicon pixel sensors are being considered as radiation-hard candidates for the innermost layers of the new fully silicon-based tracking detector. 3D sensors with a small pixel size of (50 × 50) µm 2 and (25 × 100) µm 2 compatible with the first prototype ASIC for the HL-LHC, the RD53A chip, have been studied in beam tests after uniform irradiation to 5 × 10 15 n eq /cm 2 . An operation voltage of only 50 V is needed to achieve a 97 % hit efficiency after this fluence.
Introduction
In order to test the predictions of the Standard Model of particle physics, the Large Hadron Collider (LHC) experiments need to identify and determine the path and origin of the particles that are produced in the LHC proton-proton collisions. Silicon pixel detectors are especially important for the precise determination of tracks and vertices, enabling the selection of interesting events through the identification of b-jets (b-tagging). To further probe the energy frontier after 2025, the High Luminosity LHC (HL-LHC) project aims at improving the accelerator performance. At the same time, the pixel detectors of the LHC experiments have to be upgraded to maintain their potential for discoveries.
The innermost layers of the tracking detectors at the HL-LHC experiments will have to sustain unprecedented radiation levels with 1 MeV neutron equivalent fluences up to 1-2 × 10 16 n eq /cm 2 and an increased particle rate. The 3D pixel sensor technology has been selected as the baseline option for the innermost layer of the ATLAS pixel tracker (ITk) [1] due to its excellent results [2] , in terms of radiation hardness and power dissipation. In 3D pixel sensors, n-and p-type columnlike electrodes penetrate the silicon substrate perpendicularly to the surface defining the pixel configuration. This decouples the device active thickness from the electrode separation, which can be chosen to be significantly smaller than for the standard planar sensors, thus reducing trapping effects after irradiation.
Previous studies of 3D sensor hybrid devices with small pixel cells of (50 × 50) µm 2 and (25 × 100) µm 2 , irradiated to high fluences were conducted using the ATLAS FE-I4 readout chip [3] . These devices belonged to the first generation of 3D sensors for high energy physics experiments (successfully used in the ATLAS IBL and AFP sub-detector systems), which were produced in a 230 µm thick active bulk and with the columns etched from both sides of the substrate. Since then, the RD53A chip [4] , the first ASIC prototype developed for the pixel detectors of the HL-LHC experiments, became available. Correspondingly, the second generation 3D sensors were produced. These sensors have an active thickness of 150 µm and the columns are etched from the same side of the substrate. This paper presents the first results of hit reconstruction efficiency and power dissipation performance of 3D sensors read out with the RD53A ASIC prototype after uniform irradiation to 5 × 10 15 n eq /cm 2 .
The RD53A 3D devices under test
The RD53A readout chip presents a matrix of (400 × 192) µm 2 pixels of (50 × 50) µm 2 with a total size of (20.0 × 11.8) mm 2 . The ASIC, fabricated in the 65 nm CMOS technology, includes three different front-end designs to allow performance comparisons. These are the differential, linear and synchronous front-ends. The results presented in this paper were obtained using the differential and the linear front-ends.
The 3D sensors were produced at CNM [5] on 100 mm SOI wafers which had a total thickness of 450 µm. These are part of a dedicated R&D run (9761) for the ATLAS ITk Pixel detector. A schematic representation of the 3D sensor technology of this CNM run is shown in figure 1 . The 150 µm active thickness of the sensors is defined by a p-type backside implant and a buried silicon oxide layer that separates the high resistivity (between 1000 and 5000 Ωcm) p-type bulk, from the low resistivity substrate that acts as a handle wafer to keep the structure rigidity during the fabrication cycle. The thin layer of silicon oxide is used as an etch stop during wet etching process that removes the handle wafer. The columns that define the pixel cells were etched from the same side (single-side process). The p-type columns have a target depth of 150 µm while the n-type columns are shorter to avoid reaching the p-type backside layer. The etchings of the p-and ncolumns are critical processes which need micrometer accuracy to reach the backside implantation (p-type) or to remain at the right distance from it (n-type). Etching of p-type columns may use the buried oxide layer as an etch-stop, with a controlled over-etch. The diameter of the columns is 8 µm with p-stop isolation implants surrounding the n-type columns. The bias voltage is applied from the backside after the low resistivity substrate is etched and an aluminum layer is deposited to contact the p-type backside implant. Results from devices with pixel geometries of (50 × 50) µm 2 and (25 × 100) µm 2 are included in this paper. Both geometries present one n-type electrode in the center and four p-type columns in the corners of each pixel cell (as shown in figure 2 ) and are compatible with the RD53A ASIC.
The hybridization process was carried out by IFAE [6] . The RD53A ASICs had tin-silver bumps deposited at IZM [7] . The under-bump metalization (UBM) of the 3D sensors was performed at CNM using an electroless nickel-gold process [8] . Due to the small diameter opening of the pads of the 3D sensors (12 µm), this method of UBM is not optimal and leads to areas of poor metal deposition. However, the method is fast and relatively inexpensive compared to the alternative approach of electroplating. Since the target of this study is understanding the performance of the sensor, it is not critical to have all the channels of the ASIC connected.
The next key step of the hybridization process is flip-chipping, in which the sensor and the ASIC are thermo-compressed to connect the readout channels and the sensor pixels. To improve connectivity the devices were reflowed with formic acid. To verify that at least a large fraction of the channels were connected, the modules were inspected with X-rays. Though areas of disconnected bumps were observed, enough connected pixels to be able to carry out the desired performance studies were identified.
After flip-chipping the modules are assembled on PCBs designed by the University of Bonn for the characterisation.
Device irradiation and beam tests
Two assembled modules with different sensor geometries of (50 × 50) µm 2 and (25 × 100) µm 2 were irradiated at the cyclotron of the Karlsruher Institut für Technologie (KIT) [9] with 23 MeV protons to a fluence of about 5 × 10 15 n eq /cm 2 , equivalent to a Total Ionisation Dose (TID) of about 750 Mrad. The irradiation was performed at a controlled temperature of −30 • C and without powering the chip. The uncertainty on the measurement of the final fluence is of 10 %.
The leakage current of the two sensors as a function of the bias voltage is compared before and after irradiation in figure 3 . Before irradiation the (50 × 50) µm 2 sensor had a very early breakdown with a steep rise of the current already between 5 and 10 V while the (25 × 100) µm 2 sensor presented a breakdown around 60 V. Nevertheless, after irradiation the two sensors show a similar electrical behaviour with a smooth breakdown around 140 V and a leakage current between 30 and 60 µA in the range from about 35 V to the breakdown.
Beam test measurements of the two modules before and after irradiation were performed at the CERN SPS beam line H6 with 120 GeV pions. For particle tracking a EUDET-type telescope made of six MIMOSA26 tracking planes was used [10] . An ATLAS FE-I4 pixel module was employed as time reference to select tracks within 25 ns from the trigger signal given by a set of scintillators. The RD53A chips were tuned and operated at beam test with the BDAQ53 readout system [11] developed by the University of Bonn. Leakage current as a function of the bias voltage for the (50 × 50) µm 2 sensor (left) and the (25 × 100) µm 2 sensor (right). The measurements were performed before irradiation (black) and after irradiation to 5 × 10 15 n eq /cm 2 (red) at a stable temperature of 20 • C and −25 • C, respectively.
Both the linear and the differential front-ends were measured for the two modules. Nevertheless, due to a significant disconnected area at the right edge of the (25 × 100) µm 2 module, the results on the differential front-end are limited to a small fraction of the total pixels.
Beam test results
The two modules were tuned aiming at a threshold of 1 ke, nevertheless, to reduce the number of noisy pixels especially after irradiation the resulting average thresholds at which the modules were operated are between 1 and 1.6 ke. Table 1 reports the mean value of the Gaussian fit over the threshold distribution of all pixels in each of the two front-ends. It has to be noted that as a consequence of the large TID received by the chips in the KIT irradiation, which is beyond the RD53A specifications of 500 Mrad, the threshold distribution presented large tails as shown in figure 4 . Results of the hit efficiency measured before and after irradiation as a function of the bias voltage are shown for the two measured modules in figure 5 . Before irradiation the hit efficiency is larger than 97 % even without bias voltage applied and saturates around 98 %. After irradiation a hit efficiency higher than 96 % is reached for both sensor geometries at 40 V and it stabilises around 97 % up to the maximum measured bias of 100 V. Both before and after irradiation the efficiency lost is mostly due to the passing through pcolumns in the corners of the pixel cell which adds up to the charge sharing between neighbouring pixels as can be seen in the maps of figure 6. On the other hand the n-column in the centre of the pixel cells is not fully penetrating the active bulk, but leaves about 20 µm of active silicon in which enough charge is generated to detect a particle. No significant inefficiency is thus observed in the central region before irradiation, but only after irradiation and especially as the threshold approaches values close to about 1.6 ke i.e. the expected Most Probable Value of the charge distribution generated in 20 µm of silicon by a minimum ionising particle.
By tilting the modules 15°the hit efficiency increases with respect to the perpendicular case and saturates over 99 % both before and after irradiation. This is due to the fact that particles are not passing anymore completely through the inactive columns. The effect can be observed in the bottom plots of figure 6 where the hit efficiency over the pixel surface for tilted devices becomes almost uniform. A tilted configuration is also foreseen for the pixel modules in the final ITk detector layout [1] , thus the effect of the passing columns of 3D sensors for the detection performance will be negligible. The (50 × 50) µm 2 module after irradiation presents a difference in the efficiency between linear and differential front-ends that is consistent with the different thresholds obtained in the tuning of these two front-ends. In the (25 × 100) µm 2 instead, the linear front-end performs slightly worse than the differential one despite the lower average threshold. This is given by the fact that the few connected pixels in the differential front-end mostly belong to the core of the threshold distribution and the effect of the large tails is thus not accounted for.
Since the irradiation at KIT was uniform over the sensor surface, it is possible to estimate the power dissipation of the two measured modules at the operational voltage i.e. the voltage at which the hit efficiency reaches 97 %. This can be calculated from the power per area as function of the voltage shown in figure 7 . Considering an operational voltage of 40-50 V for both pixel geometries a very low power dissipation of less than 1 mW/cm 2 at −25 • C is measured. These results are consistent with previous measurements of thicker small pitch 3D sensor prototypes [2] . Thus the sensor thickness introduces a negligible effect on the power dissipation performance of the devices at these radiation levels. Power dissipation as a function of the applied bias voltage for (50 × 50) µm 2 (blue) and (25 × 100) µm 2 (red) sensors after uniform irradiation.
Conclusions and outlook
Novel radiation-hard small-pitch 3D pixel sensors compatible with the new RD53A chip and featuring a 150 µm thick active substrate have been produced at CNM for the upgrade of the ATLAS ITk for the HL-LHC era. RD53A pixel modules employing 3D sensors with (50 × 50) µm 2 and (25 × 100) µm 2 1E pixel cells have been characterised at beam tests before and, for the first time, after uniform irradiation to a particle fluence of 5 × 10 15 n eq /cm 2 .
Before irradiation both sensor geometries have shown a hit efficiency higher than 97 % at perpendicular beam incidence even without any bias voltage applied. After irradiation the measured hit efficiency at perpendicular beam incidence is higher than 96 % when applying a bias of 40 V or more. By tilting the devices 15°with respect to the beam axis the hit efficiency reaches more than 99 % both before and after irradiation. The power dissipation of irradiated 3D sensors measured at −25°with an operation voltage of 50 V is less than 1 mW/cm 2 .
Further irradiation of RD53A modules assembled with 3D sensors from the CNM run (9761) are foreseen up to the HL-LHC total flunces expected for the innermost layer of ITk (of the order of 10 16 n eq /cm 2 ). Moreover, a new 3D sensor production has been recently completed at CNM using Silicon on Silicon (Si-Si) wafers with 150 µm active thickness. This also includes (50 × 50) µm 2 and (25 × 100) µm 2 pixel sensor geometries compatible with RD53A chips. With respect to SOI, the Si-Si approach allows direct biasing from the conductive handle wafer, thus avoiding the need to etch the backside. In addition, since the silicon oxide layer between the active and the handle layers is not required, there is a greater flexibility in the choice of the DRIE receipt. Because of these advantages the Si-Si wafers will be the technology of choice for the final production of 3D sensors for ITk.
